



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Re: Application of :

David Weber

Serial No. : 09/993,015

Group Art Unit : 2829

Filed : November 05, 2001

Examiner : Nguyen, V.

For : Automarking, Patternless, Wafer  
Scale Testing

Atty Docket : / 01-379

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the date below:

Manu Kashyap

July 21, 2004  
Date

Signature

## SUBMISSION OF FORMAL DRAWINGS PURSUANT TO 37 C.F.R. §1.85

### Official Draftsman

Commissioner for Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Applicant hereby substitutes the enclosed formal drawings for those presently in the above referenced application.

LSI Logic Corporation  
1621 Barber Lane, MS D-106  
Milipitas, CA 95035  
408-433-7475

Date: 7/19/04

Respectfully submitted,

Sandeep Jaggi

Reg. No. 43,331